Integrated electrical, optical, and thermal high density and compliant wafer-level chip I/O interconnections for gigascale integration | IEEE Conference Publication | IEEE Xplore